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Characterization of P-N Junctions for Variation in
Dose and Annealing Temperatures (May 2008)
Ryan Sweeney, Microelectronic Engineering, Rochester Institute of Technology

Abstract—The following experiment was completely in order
to analyze and quantify the influence implantation dose and post
implant anneal conditions have on the source and drain regions
of a typical transistor. A DOE experiment was designed to
investigate three different variations in each the implantation
dose and post implant anneal temperatures of the source and
drain regions of the advanced CMOS process transistor at RIT.
Electrical characterization was used to obtain quantifiable
results for each experimental variation. The experiment was
successful in manufacturing a complete analysis for variations in
the source and drain doping profile.
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Fig. 1. DOE breakdown for Implant Dose and Anneal
I. INTRODUCTION/THEORY
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The source and drain regions of a typical transistor can be
profiled and experimentally improved by researching
variables related to basic PN junction diodes. In this
experiment, P~N junction diodes were made to simulate the
source and drain regions of a typical PMOS transistor. The
experiment was designed to examine the influence that p~
implantation dose and post implant anneal temperatures have
on the source and drain electrical characteristics and physical
profile. Electrical analysis was accomplished by measuring
data for I-V curves for each processing split. Characteristics
of the diode, such as series resistance, breakdown voltage and
ideality factor, can be extrapolated from the measured curve.
Series resistance is related to the slope of the log(I)-V curve at
the point in which it deviates from linearity[l].
The
breakdown voltage is the point on the I-V curve in which
current begins to flow at reverse bias conditions.
Fig. 1 consists of a table that outlines the different DOE
splits for each wafer in the experiment. The P~ implant was
varied from 1x1013 to 1x1015 cm2.
Also, the anneal
temperatures were varied from 900 to 1 100’C. It is important
to note that the 900’C anneal was done by a rapid thermal
process. The l000~C anneal was performed by a 20 mm soak
in a furnace with oxide growth present. The 1 l00’C anneal
was processed by a 20 mm soak in N2. Fig. 2 shows the
theoretical cross-section of the desired device in the
experiment. The desired device includes an N~ implant to
make improved contact to the well.
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Fig. 2. Theoretical cross section of diode. N~ Implant used to
contact N-well.

II. RESULTS/ANALYSIS

Devices were successfully created for each process
variation step. The devices manufactured were simple P~N
junction diodes, which are representative of the source and
drain structures of a typical transistor. A top-down picture of
the manufactured devices can be seen in Fig. 3. The P~
implant was done in the small 8x8 ~Im2 structure viewable in
Fig.3. The U-shaped structure in the figure is where the N~
implant was implanted and the white area is the metal layer
overlaying both implants.
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Fig. 3. Top-down photo of manufactured p~n diode.
In Fig. 4 breakdown voltage was extracted from the I-V
curves for each process split in the experiment. The table
shows a sizeable increase in breakdown voltage for the
1 l00~C anneal. Higher breakdown voltage for PN junctions
within the transistor is desirable to limit current leakage.
Based on the results, an increase in anneal temperature is ideal
to improve breakdown voltage, although temperature
increases in transistor manufacturing is not always possible
dependent upon material properties throughout the transistor.
Also, there is an apparent increase in breakdown voltage
dependent upon p~ implant dose. This increase is significant
between lx 1013 cm2 dose and the two higher implants.
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for post implant annealing resulted in extremely low current
leakage for both the 1x1014 and lxlO’5 cm2 dose splits. Fig. 6
and Fig. 7 display I-V characteristic plots for the various splits
that were performed. The plot in Fig. 6 highlights process
splits under reverse bias conditions. Under reverse bias
conditions, there were only slight shifts in current due to
anneal conditions at low doses. Current measurements run at
higher doses appear to be more dependent upon anneal
conditions. Fig. 7 displays a close up of the I-V curve under
forward bias conditions.
Similar to the reverse bias
conditions, post implant anneal conditions appear to have a
greater influence on the current measured as the dose is
increased. In addition, increases in implant dose resulted in
shifts of the overall measured current. Further analysis of the
data for this experiment will be presented.
The ideality factor of the P~N junction diodes can be
extracted from the forward bias I-V curves in Fig. 7. The
slope of the quasi neutral recombination region of the curve is
related to the ideality factor by the following expression:
1
n=
2 .3 (Slope ~kT///J
The ideality factor is a measure of how ‘ideal’ a diode is
behaving from theoretical expectations. Fig. 8. shows a table
of the extracted ideality factors of the devices manufactured.
The devices that received the lowest implant dose functioned
more ideally than those at higher implant doses.

Fig. 4. Breakdown Voltage for each wafer and DOE split
measured in volts.
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Fig. 5. Leakage current at -5V reverse bias for p~n diode for
each wafer and DOE split.
Fig. 5 shows a table consisting of the leakage current at -5V
reverse bias condition for each of the process splits. It is
important to note that the 900CC rapid thermal anneal process
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Fig. 6. Log(I)-V Curve.
Reverse bias conditions are
highlighted for each set of doping variations.

87

ACKNOWLEDGMENT
A special thanks is extended to the SMFL staff, RIT
Microelectronics Department faculty and students and
everyone else whom helped make this project a success.

UI’
iOz

REFERENCES

1]
1o~
10~’

I

1o.~
io-1
10_I
10~’
10-Il

iê~
1012

0.0 0.2 GA 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0

Voltage (V)

Fig. 7. Log(I)-V Curve.
Forward bias conditions are
highlighted for each set of doping variations.
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Fig. 8. Extracted Ideality Factors from slope of quasi neutral
recombination region of the forward bias I-V curves.

III.

CONCLUSION

Overall, there were significant effects on device
characteristics due to variations in implant dose and post
implant anneal conditions. These effects were able to be
quantified using electrical testing to produce I-V plots. The
plots were then used to extract desired data to further
characterize the devices. These results demonstrate the ability
to improve transistor performance by experimenting with
process conditions on basic components of the transistor.
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